"System-Level Specification and Design Using VHDL: A Case Study."

Wolfgang Ecker, Sabine März (1993)

Details and statistics

DOI:

access: unavailable

type: Conference or Workshop Paper

metadata version: 2002-01-03