


default search action
"A Double Precision Floating Point Multiplier Suitably Designed for FPGAs ..."
Himanshu Thapliyal, Vishal Verma, Hamid R. Arabnia (2006)
- Himanshu Thapliyal, Vishal Verma, Hamid R. Arabnia:
A Double Precision Floating Point Multiplier Suitably Designed for FPGAs and ASICs. CDES 2006: 36-38

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.