"Test Pattern Generation Method for VHDL Descriptions with BFS-DEVS Simulator."

François Giamarchi et al. (2007)

Details and statistics

DOI:

access: unavailable

type: Conference or Workshop Paper

metadata version: 2007-12-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics