"Performance optimization in flip flop circuit design."

Himadri Nath Saha et al. (2018)

> Home

Details and statistics

DOI: 10.1109/CCWC.2018.8301779

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccwc/NathSahaJCDGKMC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccwc/NathSahaJCDGKMC18
Himadri Nath Saha, Pooja Joshi, Adriza Chattopadhyay, Barsha Deb, Anurupa Ghosh, Puja Kumari, Dipak Kumar Mahato, Sayantani Choudhuri, Sayani Bhattacharjee, Sourav Chattopadhyay, Pranami Dash, Basab BijoyGharai:
Performance optimization in flip flop circuit design. CCWC 2018: 421-423

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.