"Taming Asymmetric Network Delays for Clock Synchronization Using Power ..."

Dima Rabadi et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3052973.3053020

access: closed

type: Conference or Workshop Paper

metadata version: 2024-01-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccs/RabadiTYV17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccs/RabadiTYV17
Dima Rabadi, Rui Tan, David K. Y. Yau, Sreejaya Viswanathan:
Taming Asymmetric Network Delays for Clock Synchronization Using Power Grid Voltage. AsiaCCS 2017: 874-886

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.