"Leveraging Hardware Transactional Memory for Cache Side-Channel Defenses."

Sanchuan Chen et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3196494.3196501

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccs/ChenLMZLCW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccs/ChenLMZLCW18
Sanchuan Chen, Fangfei Liu, Zeyu Mi, Yinqian Zhang, Ruby B. Lee, Haibo Chen, XiaoFeng Wang:
Leveraging Hardware Transactional Memory for Cache Side-Channel Defenses. AsiaCCS 2018: 601-608

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.