"A Low-Latency Memory-Efficient IPv6 Lookup Engine Implemented on FPGA ..."

Thibaut Stimpfling et al. (2018)

> Home

Details and statistics

DOI: 10.1109/CCGRID.2018.00067

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ccgrid/StimpflingLBS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccgrid/StimpflingLBS18
Thibaut Stimpfling, J. M. Pierre Langlois, Normand Bélanger, Yvon Savaria:
A Low-Latency Memory-Efficient IPv6 Lookup Engine Implemented on FPGA Using High-Level Synthesis. CCGrid 2018: 402-411

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.