"An Energy-Efficient Cache Architecture for Chip-Multiprocessors Based on ..."

Pooneh Safayenikoo, Arghavan Asad, Farah Mohammadi (2018)

> Home

Details and statistics

DOI: 10.1109/CCECE.2018.8447736

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccece/SafayenikooAM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccece/SafayenikooAM18
Pooneh Safayenikoo, Arghavan Asad, Farah Mohammadi:
An Energy-Efficient Cache Architecture for Chip-Multiprocessors Based on Non-Uniformity Accesses. CCECE 2018: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.