"An All Digital PLL in 22-nm FD SOI for Hardware Accelerated Embedded Systems."

Sepideh Asgari et al. (2024)

> Home

Details and statistics

DOI: 10.1109/CCECE59415.2024.10667180

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccece/AsgariMGM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccece/AsgariMGM24
Sepideh Asgari, Amirhossein Mohammadpanah, Ebrahim Ghafar-Zadeh, Sebastian Magierowski:
An All Digital PLL in 22-nm FD SOI for Hardware Accelerated Embedded Systems. CCECE 2024: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.