"A Novel Floorplanning for Hierarchical VLSI Design."

Chia-Pin R. Liu (2009)

Details and statistics

DOI:

access: unavailable

type: Conference or Workshop Paper

metadata version: 2009-05-01