"Simultaneously optimizing DRAM cache hit latency and miss rate via novel ..."

Fazal Hameed, Lars Bauer, Jörg Henkel (2013)

> Home

Details and statistics

DOI: 10.1109/CASES.2013.6662515

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  authority control:
- export record
  dblp key:
  - conf/cases/HameedBH13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cases/HameedBH13
Fazal Hameed, Lars Bauer, Jörg Henkel:
Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies. CASES 2013: 11:1-11:10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.