"An approach to synthesis delay semantics in VHDL."

Lixin Cheng, Jinian Bian, Yunyun Liu (2009)

> Home

Details and statistics

DOI: 10.1109/CADCG.2009.5246855

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cadgraphics/ChengBL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cadgraphics/ChengBL09
Lixin Cheng, Jinian Bian, Yunyun Liu:
An approach to synthesis delay semantics in VHDL. CAD/Graphics 2009: 492-496

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.