"Handling Clock-Domain Crossings in Dual Clock-Edge Logic for DFx Features."

Amitava Majumdar, Balakrishna Jayadev (2018)

> Home

Details and statistics

DOI: 10.1109/ATS.2018.00018

access: closed

type: Conference or Workshop Paper

metadata version: 2024-04-18

- view
  authority control:
- export record
  dblp key:
  - conf/ats/MajumdarJ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/MajumdarJ18
Amitava Majumdar, Balakrishna Jayadev:
Handling Clock-Domain Crossings in Dual Clock-Edge Logic for DFx Features. ATS 2018: 36-41

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.