"Test Power Optimization Techniques for CMOS Circuits."

Zuying Luo et al. (2002)

> Home

Details and statistics

DOI: 10.1109/ATS.2002.1181733

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-11

- view
  authority control:
- export record
  dblp key:
  - conf/ats/LoLLYM02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/LoLLYM02
Zuying Luo, Xiaowei Li, Huawei Li, Shiyuan Yang, Yinghua Min:
Test Power Optimization Techniques for CMOS Circuits. Asian Test Symposium 2002: 332-337

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.