"Modeling and Verifying Circuits Using Generalized Relative Timing."

Sanjit A. Seshia, Randal E. Bryant, Kenneth S. Stevens (2005)

> Home

Details and statistics

DOI: 10.1109/ASYNC.2005.24

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/async/SeshiaBS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/async/SeshiaBS05
Sanjit A. Seshia, Randal E. Bryant, Kenneth S. Stevens:
Modeling and Verifying Circuits Using Generalized Relative Timing. ASYNC 2005: 98-108

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.