"A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design."

Matheus Trevisan Moreira et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ASYNC.2014.20

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/async/MoreiraAGC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/async/MoreiraAGC14
Matheus Trevisan Moreira, Michel Evandro Arendt, Ricardo Aquino Guazzelli, Ney Laert Vilar Calazans:
A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design. ASYNC 2014: 93-100

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.