"VLSI System Design Using Asynchronous Wave Pipelines: A 0.35?m CMOS 1.5 ..."

Oliver Hauck, A. Katoch, Sorin A. Huss (2000)

> Home

Details and statistics

DOI: 10.1109/ASYNC.2000.837014

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-04

- view
  authority control:
- export record
  dblp key:
  - conf/async/HauckKH00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/async/HauckKH00
Oliver Hauck, A. Katoch, Sorin A. Huss:
VLSI System Design Using Asynchronous Wave Pipelines: A 0.35?m CMOS 1.5 GHz Elliptic Curve Public Key Cryptosystem Chip. ASYNC 2000: 188-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.