"A dynamic power reduction in synchronous 2RW 8T dual-port SRAM by ..."

Yoshisato Yokoyama et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2017.8240204

access: closed

type: Conference or Workshop Paper

metadata version: 2018-01-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/YokoyamaION17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/YokoyamaION17
Yoshisato Yokoyama, Yuichiro Ishii, Haruyuki Okuda, Koji Nii:
A dynamic power reduction in synchronous 2RW 8T dual-port SRAM by adjusting wordline pulse timing with same/different row access mode. A-SSCC 2017: 13-16

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.