"A 6.6pJ/bit/iter radix-16 modified log-MAP decoder using two-stage ACS ..."

Kai-Ting Shr et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2011.6123575

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/ShrCLH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/ShrCLH11
Kai-Ting Shr, Yu-Cheng Chang, Chu-Yi Lin, Yuan-Hao Huang:
A 6.6pJ/bit/iter radix-16 modified log-MAP decoder using two-stage ACS architecture. A-SSCC 2011: 313-316

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.