"A single-event upset robust, 2.2 GHz to 3.2 GHz, 345 fs jitter PLL with ..."

Jeffrey Prinzie et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2016.7844191

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/PrinzieSLCM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/PrinzieSLCM16
Jeffrey Prinzie, Michiel Steyaert, Paul Leroux, Jorgen Christiansen, Paulo Moreira:
A single-event upset robust, 2.2 GHz to 3.2 GHz, 345 fs jitter PLL with triple-modular redundant phase detector in 65 nm CMOS. A-SSCC 2016: 285-288

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.