"A 90nm CMOS, 5.6ps, 0.23pJ/code time-to-digital converter with multipath ..."

Chang-Ming Lai et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2011.6123588

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/LaiSPH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/LaiSPH11
Chang-Ming Lai, Meng-Hung Shen, Geng-Yi Pan, Po-Chiun Huang:
A 90nm CMOS, 5.6ps, 0.23pJ/code time-to-digital converter with multipath oscillator and seamless cycle detection. A-SSCC 2011: 357-360

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.