"Sub-ns Access Sub-mW/GHz 32 Kb SRAM with 0.45 V Cross-Point-5T Cell and ..."

C. Y. He et al. (2019)

> Home

Details and statistics

DOI: 10.1109/A-SSCC47793.2019.9056897

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/HeTCCLSJCCRI19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/HeTCCLSJCCRI19
C. Y. He, K. H. Tang, T. S. Chen, K. Y. Chang, C. H. Lin, K. Sato, Shyh-Jye Jou, P. H. Chen, H. M. Chen, B. D. Rong, K. Itoh:
Sub-ns Access Sub-mW/GHz 32 Kb SRAM with 0.45 V Cross-Point-5T Cell and Built-in Y_ Line. A-SSCC 2019: 227-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.