"A 64-Kb 0.37V 28nm 10T-SRAM with mixed-Vth read-port and boosted WL scheme ..."

Hidehiro Fujiwara et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2016.7844166

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/FujiwaraCLWSWLC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/FujiwaraCLWSWLC16
Hidehiro Fujiwara, Yen-Huei Chen, Chih-Yu Lin, Wei-Cheng Wu, Dar Sun, Shin-Rung Wu, Hung-Jen Liao, Jonathan Chang:
A 64-Kb 0.37V 28nm 10T-SRAM with mixed-Vth read-port and boosted WL scheme for IoT applications. A-SSCC 2016: 185-188

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.