"A 3 MHz-to-1.8 GHz 94 μW-to-9.5 mW 0.0153-mm2 all-digital ..."

Chun-Yuan Cheng et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2014.7008935

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/ChengWCCSCY14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/ChengWCCSCY14
Chun-Yuan Cheng, Jinn-Shyan Wang, Pei-Yuan Chou, Shiou-Ching Chen, Chi-Tien Sun, Yuan-Hua Chu, Tzu-Yi Yang:
A 3 MHz-to-1.8 GHz 94 μW-to-9.5 mW 0.0153-mm² all-digital delay-locked loop in 65-nm CMOS. A-SSCC 2014: 361-364

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.