"A 1.74mW/GHz 0.11-2.5GHz fast-locking, jitter-reducing, 180° ..."

Joo-Hyung Chae et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2015.7387434

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/ChaeHPKKSCJK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/ChaeHPKKSCJK15
Joo-Hyung Chae, Gi-Moon Hong, Jihwan Park, Mino Kim, Hyeongjun Ko, Woo-Yeol Shin, Hankyu Chi, Deog-Kyoon Jeong, Suhwan Kim:
A 1.74mW/GHz 0.11-2.5GHz fast-locking, jitter-reducing, 180° phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers. A-SSCC 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.