"Efficient techniques for the capacitance extraction of chip-scale VLSI ..."

Chao Zhang, Wenjian Yu (2014)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2014.6742981

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/ZhangY14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ZhangY14
Chao Zhang, Wenjian Yu:
Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm. ASP-DAC 2014: 756-761

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.