"An integrated and automated memory optimization flow for FPGA behavioral ..."

Yuxin Wang et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2012.6164955

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/WangZCC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WangZCC12
Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong:
An integrated and automated memory optimization flow for FPGA behavioral synthesis. ASP-DAC 2012: 257-262

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.