"Alleviate chip I/O pin constraints for multicore processors through ..."

Zhehui Wang et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2015.7059107

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/WangXYWWDWLMWYH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WangXYWWDWLMWYH15
Zhehui Wang, Jiang Xu, Peng Yang, Xuan Wang, Zhe Wang, Luan H. K. Duong, Zhifei Wang, Haoran Li, Rafael Kioji Vivas Maeda, Xiaowen Wu, Yaoyao Ye, Qinfen Hao:
Alleviate chip I/O pin constraints for multicore processors through optical interconnects. ASP-DAC 2015: 791-796

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.