"Optimal TDMA time slot and cycle length allocation for hard real-time systems."

Ernesto Wandeler, Lothar Thiele (2006)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2006.1594731

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WandelerT06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WandelerT06
Ernesto Wandeler, Lothar Thiele:
Optimal TDMA time slot and cycle length allocation for hard real-time systems. ASP-DAC 2006: 479-484

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.