"Mapping complex algorithm into FPGA with High Level Synthesis ..."

Kazutoshi Wakabayashi, Takashi Takenaka, Hiroaki Inoue (2014)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2014.6742903

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/WakabayashiTI14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WakabayashiTI14
Kazutoshi Wakabayashi, Takashi Takenaka, Hiroaki Inoue:
Mapping complex algorithm into FPGA with High Level Synthesis reconfigurable chips with High Level Synthesis compared with CPU, GPGPU. ASP-DAC 2014: 282-284

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.