"A 90nm 8×16 FPGA Enhancing Speed and Yield Utilizing Within-Die ..."

Yuuri Sugihara et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2007.357971

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/SugiharaKKKO07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/SugiharaKKKO07
Yuuri Sugihara, Manabu Kotani, Kazuya Katsuki, Kazutoshi Kobayashi, Hidetoshi Onodera:
A 90nm 8×16 FPGA Enhancing Speed and Yield Utilizing Within-Die Variations. ASP-DAC 2007: 122-123

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.