"Transistor reordering rules for power reduction in CMOS gates."

Wen-Zen Shen, Jiing-Yuan Lin, Fong-Wen Wang (1995)

> Home

Details and statistics

DOI: 10.1145/224818.224825

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/ShenLW95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ShenLW95
Wen-Zen Shen, Jiing-Yuan Lin, Fong-Wen Wang:
Transistor reordering rules for power reduction in CMOS gates. ASP-DAC 1995

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.