"An efficient algorithm of adjustable delay buffer insertion for clock skew ..."

Kuan-Yu Lin, Hong-Ting Lin, Tsung-Yi Ho (2011)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2011.5722304

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LinLH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LinLH11
Kuan-Yu Lin, Hong-Ting Lin, Tsung-Yi Ho:
An efficient algorithm of adjustable delay buffer insertion for clock skew minimization in multiple dynamic supply voltage designs. ASP-DAC 2011: 825-830

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.