"On-chip memory optimization for high-level synthesis of multi-dimensional ..."

Daewoo Kim, Sugil Lee, Jongeun Lee (2019)

> Home

Details and statistics

DOI: 10.1145/3287624.3287669

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/KimLL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/KimLL19
Daewoo Kim, Sugil Lee, Jongeun Lee:
On-chip memory optimization for high-level synthesis of multi-dimensional data on FPGA. ASP-DAC 2019: 243-248

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.