"High-level synthesis under multi-cycle interconnect delay."

Jinhwan Jeon et al. (2001)

> Home

Details and statistics

DOI: 10.1145/370155.370576

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/JeonKSC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/JeonKSC01
Jinhwan Jeon, Daehong Kim, Dongwan Shin, Kiyoung Choi:
High-level synthesis under multi-cycle interconnect delay. ASP-DAC 2001: 662

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.