"SASIMI: sparsity-aware simulation of interconnect-dominated circuits with ..."

Jitesh Jain et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2006.1594719

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/JainCKB06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/JainCKB06
Jitesh Jain, Stephen Cauley, Cheng-Kok Koh, Venkataramanan Balakrishnan:
SASIMI: sparsity-aware simulation of interconnect-dominated circuits with non-linear devices. ASP-DAC 2006: 422-427

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.