"Clock design of 300MHz 128-bit 2-way superscalar microprocessor."

Fujio Ishihara, Christian Klinger, Ken-ichi Agawa (2000)

> Home

Details and statistics

DOI: 10.1145/368434.368857

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/IshiharaKA00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/IshiharaKA00
Fujio Ishihara, Christian Klinger, Ken-ichi Agawa:
Clock design of 300MHz 128-bit 2-way superscalar microprocessor. ASP-DAC 2000: 647-652

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.