"Critical-PMOS-aware clock tree design methodology for anti-aging zero skew ..."

Shih-Hsu Huang et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2010.5419836

access: closed

type: Conference or Workshop Paper

metadata version: 2021-09-20

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HuangCTP10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HuangCTP10
Shih-Hsu Huang, Chia-Ming Chang, Wen-Pin Tu, Song-Bin Pan:
Critical-PMOS-aware clock tree design methodology for anti-aging zero skew clock gating. ASP-DAC 2010: 480-485

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.