"A 1.2-V 250-MS/s 8-bit pipelined ADC in 0.13-µm CMOS."

Peiyuan Wan et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ASICON.2011.6157372

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/WanLFCL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/WanLFCL11
Peiyuan Wan, Wei Lang, Di Fang, Wei Cui, Pingfen Lin:
A 1.2-V 250-MS/s 8-bit pipelined ADC in 0.13-µm CMOS. ASICON 2011: 986-989

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.