"A low-power and high-efficiency cache design for embedded bus-based ..."

Xiantuo Rao et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ASICON.2013.6811823

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/RaoWWW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/RaoWWW13
Xiantuo Rao, Teng Wang, Xin'an Wang, Yinhui Wang:
A low-power and high-efficiency cache design for embedded bus-based symmetric multiprocessors. ASICON 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.