"A 4-mW8-b 600-MS/s 2-b-per-cycle SAR ADC with a capacitive DAC."

Jian Mei et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ASICON.2013.6812048

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/MeiXCYR13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/MeiXCYR13
Jian Mei, Jixuan Xiang, Huabin Chen, Fan Ye, Junyan Ren:
A 4-mW8-b 600-MS/s 2-b-per-cycle SAR ADC with a capacitive DAC. ASICON 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.