"Sample-hold circuit and stage circuits in a traditional 12-b 80-Msample/s ..."

Xiang Jiang et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASICON.2015.7516939

access: closed

type: Conference or Workshop Paper

metadata version: 2018-07-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/JiangCLZGM15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/JiangCLZGM15
Xiang Jiang, Jun Cheng, Liang Li, Ting Zhang, Liao Gong, Qiyun Ma:
Sample-hold circuit and stage circuits in a traditional 12-b 80-Msample/s pipelined A/D converter. ASICON 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.