"A 10-bit pipelined ADC with improved S/H circuit for CMOS image sensor."

Yiling Ding et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ASICON.2013.6811872

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/DingZWYLWF13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/DingZWYLWF13
Yiling Ding, Qi Zhang, Ning Wang, Dunshan Yuan, Guohong Li, Hui Wang, Songlin Feng:
A 10-bit pipelined ADC with improved S/H circuit for CMOS image sensor. ASICON 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.