"A two-port SRAM using a single-port cell array with a self-timed ..."

Fujun Bai et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ASICON.2017.8252504

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/BaiXXSWFYDHMR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/BaiXXSWFYDHMR17
Fujun Bai, Baoyu Xiong, Xiaofei Xue, Weizhe Song, Baofeng Wu, Ni Fu, Bing Yu, Huifu Duan, Xiaowei Han, Alessandro Minzoni, Qiwei Ren:
A two-port SRAM using a single-port cell array with a self-timed write-after-read control scheme to save 47% area & 63% standby power. ASICON 2017: 426-428

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.