"Design and Analysis of Regular Clock Based 2: 4 Decoder Using T-Gate in QCA."

Amit Kumar Pramanik et al. (2023)

> Home

Details and statistics

DOI: 10.1007/978-981-99-0688-8_7

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ascat/PramanikDPS23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ascat/PramanikDPS23
Amit Kumar Pramanik, Sudipta Debnath, Jayanta Pal, Bibhash Sen:
Design and Analysis of Regular Clock Based 2: 4 Decoder Using T-Gate in QCA. ASCAT 2023: 81-91

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.