"Architecture and VLSI realization of a high-speed programmable decoder for ..."

Marcos B. S. Tavares et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ASAP.2008.4580181

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/asap/TavaresKMF08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asap/TavaresKMF08
Marcos B. S. Tavares, Steffen Kunze, Emil Matús, Gerhard P. Fettweis:
Architecture and VLSI realization of a high-speed programmable decoder for LDPC convolutional codes. ASAP 2008: 215-220

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.