"Automatic synthesis of gate-level timed circuits with choice."

Chris J. Myers, Tomas Rokicki, Teresa H.-Y. Meng (1995)

> Home

Details and statistics

DOI: 10.1109/ARVLSI.1995.515610

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/arvlsi/MyersRM95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arvlsi/MyersRM95
Chris J. Myers, Tomas Rokicki, Teresa H.-Y. Meng:
Automatic synthesis of gate-level timed circuits with choice. ARVLSI 1995: 42-58

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.