"Optimization of combinational and sequential logic circuits for low power ..."

José Monteiro et al. (1995)

> Home

Details and statistics

DOI: 10.1109/ARVLSI.1995.515637

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/arvlsi/MonteiroRDG95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arvlsi/MonteiroRDG95
José Monteiro, John Rinderknecht, Srinivas Devadas, Abhijit Ghosh:
Optimization of combinational and sequential logic circuits for low power using precomputation. ARVLSI 1995: 430-444

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.