"Optimization of Static Power, Leakage Power and Delay of Full Adder ..."

Anindya Ghosh, Debapriyo Ghosh (2009)

> Home

Details and statistics

DOI: 10.1109/ARTCOM.2009.28

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/artcom/GhoshG09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/artcom/GhoshG09
Anindya Ghosh, Debapriyo Ghosh:
Optimization of Static Power, Leakage Power and Delay of Full Adder Circuit Using Dual Threshold MOSFET Based Design and T-Spice Simulation. ARTCom 2009: 903-905

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.