"AES-Galois Counter Mode Encryption/Decryption FPGA Core for Industrial and ..."

Jesús Lázaro et al. (2009)

> Home

Details and statistics

DOI: 10.1007/978-3-642-00641-8_34

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/arc/LazaroABJZ09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arc/LazaroABJZ09
Jesús Lázaro, Armando Astarloa, Unai Bidarte, Jaime Jimenez, Aitzol Zuloaga:
AES-Galois Counter Mode Encryption/Decryption FPGA Core for Industrial and Residential Gigabit Ethernet Communications. ARC 2009: 312-317

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.